

Menlow Platform Crown Beach Customer Enabling Board

Schematics

November 2007

Revision 1.5

Intel Confidential



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's Web Site.


Intel and the Intel logo are trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2007 Intel Corporation. All rights reserved.

Crown Beach

Menlow Platform Validation Vehicle and Customer Enabling Board (Silverthorne / Poulsbo) Rev 1.5 (ES2)




Voltage Rails

POWER PLANE	ON STATE
+V1.05S_SCH	S0
+V1.05S_VTT	S0
+V1.05_SUS	S0, S3 (IF NEEDED)
+V1.5S	S0
+V1.5_SUS	S0, S3 (IF NEEDED)
+V1.8	S0, S3
+V3.3	S0, S3
+V3.3S	S0
+V3.3A	S0, S3, S4/S5
+V3.3_SCH	S0, S3
+V3.3S_SCH	S0
+V3.3_SLOTS	S0
+V5	S0, S3
+V5S	S0
+V5A	S0, S3, S4/S5
+V12	S0, S3
+V12S	S0
+V12_ATX	S0, S3, S4/S5
+V12_SLOTS	S0

CROWN BEACH VALIDATION VEHICLE

SMBUS DIAGRAM, JUMPER SETTINGS, LED / SWITCHES, AND MISC BOARD INFORMATION



I²C / SMB Addresses

Page	Device	Hex Address	Bus
5	CPU Thermal Sensor	2E	EC_THRM_CLK, EC_THRM_DATA
5	DDR Thermal Sensor	4C	EC_THRM_CLK, EC_THRM_DATA
18	SO-DIMM0	A0	SMB_CLK, SMB_DATA
21	TPM MODULE	N/A	SMB_CLK, SMB_DATA
24	Clock Generator - CK540	D2/D3	SMB_CLK, SMB_DATA
29	XDP	N/A	SMB_CLK, SMB_DATA

LEDs and Switches

LED	Page
Mini WWAN	14
Mini WLAN	14
Mini WPAN	14
SDIO Slot 0	25
SDIO Slot 1	25
SDIO Slot 2	25
SMC/KBC Caps lock	26
SMC/KBC Scroll lock	26
SMC/KBC Num lock	26
PATA Active	31
VID 0	34
VID 1	34
VID 2	34
VID 3	34
VID 4	34
VID 5	34
VID 6	34
H_UEER#	35
CPU_MCERR#	35
SMC On/Off	46
Reset	46
PM_RSMRST	46
S0 State	46
S3 State	46
S4/S5 State	46
Always Powergood	46
PM_DELAY_VR_PWRGD	46
SCH_PWROK	46
PM_RSMRST_PWRGD	46
High nibble Port 80/82	49
Low nibble Port 80/82	49
High nibble Port 81/83	49
Low nibble Port 81/83	49

Switch	Page
Lid	27
Virtual battery	27
Power On/Off	44
Reset	44

Header Shunt Settings

Default	Description	Page
1-2	H_THERMDA	5
3-4	H_THERMDC	5
1-X	CMOS EN	4
1-X	RTC Reset	7
N/A	MFG/TEST	8
1-2	CPV MFG/TEST	8
2-3	SCH_CFG0	12
2-3	SCH_CFG1	12
1-2	Slot2 D2 Mini	14
1-2	WiFi Host Wake	14
1-2	V3.3 Mini PCIE	14
1-2	PMU_1	14
1-2	PMU_2	14
1-2	GPS UART CTS	14
1-2	GPS On	14
1-2	EC_MiFi PD#	14
1-2	PMU_3	14
1-2	PMU_4	14
2-3	Mini PCIE Power	15
1-2	PMU_1	15
1-2	PMU_2	15
1-2	PMU_3	15
1-2	PMU_4	15
1-X	RECOVERY	20
1-2	VCCHDA_SEL	21
2-3	BSEL2	24
1-X	BSEL1	24
1-X	CH_PATA Select(TEST)	25
1-X	SDIO Slot1 CD	25
1-X	SDIO Slot2 CD	25
1-2	EC_RST#	26
1-2	MDO	26
1-2	MD1	26
1-X	KBC DISABLE (NO-OP)	26
1-X	Normal Oper	26
1-X	H8 JTAG	26
1-X	LID JMPR	27
1-X	VB JMPR	27
1-2	PM_SLP_S3#	27
1-X	XDP_TCK 0 to 1	29
1-2	XDP_TDI	29
1-2	XDP_TDO to TDI	29
1-2	XDP_TDE Reset	29
1-2	BOOT_BLOCK PROG	30
1-2	PATA_PRELOAD	31
1-X	Enable 5V Load	40
1-2	Disable 12V Load	40
1-2	IMVP-6 STRAP_VID6	41
3-4	IMVP-6 STRAP_VIDS	41
5-6	IMVP-6 STRAP_VID4	41
7-8	IMVP-6 STRAP_VID3	41
9-10	IMVP-6 STRAP_VID2	41
11-12	IMVP-6 STRAP_VID1	41
13-14	IMVP-6 STRAP_VID0	41
1-2	SLPIOVRC6	43
1-X	PORT 80-81	49
1-2	Manara VIDs	50

ADDITIONAL HOOKS FOR TEST ONLY

1-2	Port1 RS232 Mode	56
1-2	Port2 RS232 Mode	56
1-2	Port1 RS232 Mode	56
1-2	Port2 RS232 Mode	56

Default Jumper Settings For Stuffed Jumpers

1-X means jumper is parked on one pin.

H8 KBC & SMC all refer to different functions & names of embedded controller.


Wake Events

Wake Events	State Supported
PCI Express wake event	S3
LID switch attached to SMC	S3
USB	S3
Hot Key from Scan matrix keyboard	S3
PS/2 Keyboard/mouse	S3
PWRBTN#	S3, S4, S5

Crown Beach

Intel Confidential

Title		Notes
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 2 of 64




SPARE[7:0], HFPLL: route to TP1 via and place gnd via w/in 100mils

Layout note: Zo=55 ohm, 0.5" max for GTLREF.

Layout note: Comp0,2 connect with Zo=27.4ohm, make trace length shorter than 0.5". Comp1,3 connect with Zo=55ohm, make trace length shorter than 0.5".

Crown Beach		Intel Confidential	
Title Silverthorne CPU (1 of 2)			
Size A	Document Number		Rev 1.5
Date:	Tuesday, November 20, 2007	Sheet 3	of 64

TEST ONLY -
 Note (assume fusing voltage is 1.5v)
 Normal - 0 ohm installed or short pin1-2
 Fusing - remove 0 ohm, stuff jumper # & short pins 2-3
 assume fusing voltage is 1.5v




- AA14 J16
- J16 VCCP35
- M27 VCCP36
- VCCP60 VCC1
- H7 VCC2
- H8 VCC3
- J8 VCC4
- VCCPC61 VCC5
- VCCPC62 VCC6
- VCCPC63 VCC7
- VCC9 VCC8
- VCC10 N6
- VCC11 N8
- VCC12 N10
- VCC13 N12
- VCC14 N14
- VCC16 N16
- VCC17 N18
- VCC18 N20
- VCC19 N22
- VCC20 R6
- VCC21 R8
- VCC22 R10
- VCC23 R12
- VCC24 R14
- VCC25 R16
- VCC26 R18
- VCC27 R20
- VCC28 R22
- VCC29 R24
- VCC30 U6
- VCC31 U8
- VCC32 U10
- VCC33 U12
- VCC34 U14
- VCC35 U16
- VCC36 U18
- VCC37 U20
- VCC38 U22
- VCC39 U24
- VCC40 W8
- VCC41 W10
- VCC42 W12
- VCC43 W14
- VCC44 W16
- VCC45 W18
- VCC46 W20
- VCC47 W22
- VCC48 W24
- VCCP1 AA8
- VCCP2 AA10
- VCCP3 AA12
- VCCP4 AA18
- VCCP5 AA20
- VCCP6 AA22
- VCCP7 AB7
- VCCP8 AB9
- VCCP9 AB11
- VCCP10 AB13
- VCCP11 AB15
- VCCP12 AB17
- VCCP13 AB19
- VCCP14 AB21
- VCCP15 AB23
- VCCP16 H11
- VCCP17 H13
- VCCP18 H15
- VCCP19 H17
- VCCP20 H19
- VCCP21 H21
- VCCP22 H23
- VCCP23 H25
- VCCP24 J10
- VCCP25 J12
- VCCP26 J14
- VCCP27 J18
- VCCP28 J20
- VCCP29 J22
- VCCP30 L26
- VCCP31 N26
- VCCP32 R26
- VCCP33 L28
- VCCP34 VID[0] R4
- VID[1] N4
- VID[2] L26
- VID[3] L4
- VID[4] R2
- VID[5] U2
- VID[6] W2
- VCCSENSE W2
- VSSSENSE V1

3.43 +VCCP1.05_CPU_C6_OFF

+VCC_CORE 5.41.43

3.43 +VCCP1.05_CPU_C6_OFF

LAYOUT NOTE: PLACE C3T51 NEAR PIN N30. filter per PDBOM 0.5



REMOVE WHEN POWERME PLUGGED IN


Layout Note:
 Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 18mil trace, 7mil vccsense to vssense spacing, 25 mil spacing from others.
 Place PU and PD within 1 inch of CPU.

U3E1D		
A4	VSS1 / NCTF	VSS162 Y29
A28	VSS2 / NCTF	VSS161 Y25
AA6	VSS4	VSS160 Y23
AA4	VSS5	VSS159 Y21
AB3	VSS6	VSS158 Y19
AB27	VSS7	VSS157 Y17
AB29	VSS8	VSS156 Y15
AC8	VSS10	VSS154 Y13
AC10	VSS11	VSS152 Y9
AC12	VSS12	VSS151 Y7
AC14	VSS13	VSS149 Y6
AC16	VSS14	VSS148 Y29
AC18	VSS15	VSS147 Y25
AC20	VSS16	VSS146 Y23
AC22	VSS17	VSS145 Y21
AD3	VSS18	VSS144 Y19
AD9	VSS19	VSS143 Y17
AD11	VSS20	VSS142 Y15
AD21	VSS21	VSS141 Y13
AD23	VSS22	VSS140 Y9
AD25	VSS23	VSS139 Y7
AD29	VSS24	VSS138 V5
AE1	VSS25 / NCTF	VSS137 V3
AE31	VSS26 / NCTF	VSS136 T29
AG2	VSS27 / NCTF	VSS135 T27
AG6	VSS28	VSS134 T25
AG8	VSS29	VSS133 T23
AG10	VSS30	VSS132 T21
AG12	VSS31	VSS131 T19
AG14	VSS32	VSS130 T17
AG16	VSS33	VSS129 T15
AG18	VSS34	VSS128 T13
AG20	VSS35	VSS127 T11
AG22	VSS36	VSS126 T9
AG24	VSS37	VSS125 T7
AG26	VSS38	VSS124 T3
AG30	VSS39 / NCTF	VSS123 P29
AH3	VSS40 / NCTF	VSS122 P27
AH29	VSS41 / NCTF	VSS121 P25
AH4	VSS42 / NCTF	VSS120 P23
AL28	VSS43 / NCTF	VSS119 P21
B3	VSS44 / NCTF	VSS118 P19
B29	VSS45 / NCTF	VSS117 P17
C2	VSS46 / NCTF	VSS116 P15
C6	VSS47 / NCTF	VSS115 P13
C8	VSS48	VSS114 P11
C10	VSS49	VSS113 P9
C12	VSS50	VSS112 P7
C14	VSS51	VSS111 P3
C16	VSS52	VSS110 N28
C18	VSS53	VSS109 M29
C20	VSS54	VSS108 M25
C22	VSS55	VSS107 M23
C24	VSS56	VSS106 M21
C30	VSS57 / NCTF	VSS105 M19
D1	VSS58 / NCTF	VSS104 M15
D31	VSS59	VSS103 M13
F3	VSS60	VSS102 M11
F9	VSS61	VSS101 M9
F11	VSS62	VSS100 M7
F13	VSS63	VSS99 M3
F17	VSS64	VSS98 L6
F19	VSS65	VSS97 K26
F21	VSS66	VSS96 K23
F23	VSS67	VSS95 K21
F27	VSS68	VSS94 K19
G8	VSS69	VSS93 K17
G10	VSS70	VSS92 K15
G12	VSS71	VSS91 K13
G14	VSS72	VSS90 K11
G16	VSS73	VSS89 K9
G18	VSS74	VSS88 K7
G20	VSS75	VSS87 K3
G22	VSS76	VSS86 J24
H3	VSS77	
H29	VSS78	
J6	VSS79	
VSS80	VSS81	
VSS82	VSS83	
VSS84	VSS84	


SILVERTHORNE rev 1.04
 D97330-004 -> E16641-001

Crown Beach		Intel Confidential
Title Silverthorne CPU (2 of 2)		
Size A	Document Number	Rev 1.5
Date:	Tuesday, November 20, 2007	Sheet 4 of 64


CPU Thermal Sensors




EXTERNAL THERMAL SENSOR




Fan Power Control



Crown Beach		Intel Confidential
Title CPU Thermal Sensor & Fan		
Size A	Document Number	Rev 1.5
Date: Friday, November 16, 2007	Sheet 5	of 64




Crown Beach		Intel Confidential
Title Poulso (1 of 8)		
Size A	Document Number	Rev 1.5
Date:	Tuesday, November 20, 2007	Sheet 6 of 64



CAD NOTE: Place all series resistors near the SCH and place all 10 pF caps near farthest component clocked by the LPC bus (For EV testing)

SCH internal VR enable strap for +V1.5 & +V1.05 VRs

	INTVRMEN	R4H2	R4H1
Enable (default)	1	STUFF	UNSTUFF
Disable		UNSTUFF	STUFF



RTC Reset	J4H1	Shunt
Clear RTC		Open 1-X (Default)
Keep RTC		Open 1-X (Default)

SLPRDY#	SLPMODE	SCH ready to enter S3
0	1	SCH ready to enter S3
0	0	SCH ready to enter S4/S5

Crown Beach Intel Confidential


Title: Poulisbo (2 of 8)

Size A Document Number Rev 1.5

Date: Tuesday, November 27, 2007 Sheet 7 of 64

Route PEG_COMP less than 250 milliohm trace impedance.

Test Only - Poulisbo SCH pin G21 should be left NC on production designs



LAYOUT NOTE: Place R(RBIAS) within 500 mils of SCH. Route this trace microstrip, 4 mils wide and 6 mils from other signals

PLACE XDP (TDO AND TCK ONLY) RESISTORS CLOSE TO POULSBO

Crown Beach		Intel Confidential	
Title Poulsbo (3 of 8)			
Size A	Document Number		Rev 1.5
Date:	Friday, November 16, 2007	Sheet	8 of 64



POULSBO_1.03 D76284-004-> E11512-002

18 M_A_DQ[63:0]

USE1D

M_A_DQ0	BG49	SM_DQ0
M_A_DQ1	BG47	SM_DQ1
M_A_DQ2	BE45	SM_DQ2
M_A_DQ3	BC43	SM_DQ3
M_A_DQ4	BE47	SM_DQ4
M_A_DQ5	BC47	SM_DQ5
M_A_DQ6	BC45	SM_DQ6
M_A_DQ7	BK44	SM_DQ7
M_A_DQ8	BK42	SM_DQ8
M_A_DQ9	BG41	SM_DQ9
M_A_DQ10	BK40	SM_DQ10
M_A_DQ11	BC41	SM_DQ11
M_A_DQ12	BG43	SM_DQ12
M_A_DQ13	BJ43	SM_DQ13
M_A_DQ14	BJ39	SM_DQ14
M_A_DQ15	BG39	SM_DQ15
M_A_DQ16	BG39	SM_DQ16
M_A_DQ17	BK38	SM_DQ17
M_A_DQ18	BG37	SM_DQ18
M_A_DQ19	BK36	SM_DQ19
M_A_DQ20	BJ37	SM_DQ20
M_A_DQ21	BG35	SM_DQ21
M_A_DQ22	BJ35	SM_DQ22
M_A_DQ23	BC35	SM_DQ23
M_A_DQ24	BK34	SM_DQ24
M_A_DQ25	BG31	SM_DQ25
M_A_DQ26	BG33	SM_DQ26
M_A_DQ27	BK30	SM_DQ27
M_A_DQ28	BC33	SM_DQ28
M_A_DQ29	BJ33	SM_DQ29
M_A_DQ30	BJ31	SM_DQ30
M_A_DQ31	BC31	SM_DQ31
M_A_DQ32	BJ29	SM_DQ32
M_A_DQ33	BG29	SM_DQ33
M_A_DQ34	BK28	SM_DQ34
M_A_DQ35	BC29	SM_DQ35
M_A_DQ36	BE27	SM_DQ36
M_A_DQ37	BK26	SM_DQ37
M_A_DQ38	BG25	SM_DQ38
M_A_DQ39	BJ25	SM_DQ39
M_A_DQ40	BC25	SM_DQ40
M_A_DQ41	BC23	SM_DQ41
M_A_DQ42	BK22	SM_DQ42
M_A_DQ43	BJ21	SM_DQ43
M_A_DQ44	BK24	SM_DQ44
M_A_DQ45	BJ23	SM_DQ45
M_A_DQ46	BG21	SM_DQ46
M_A_DQ47	BC21	SM_DQ47
M_A_DQ48	BK20	SM_DQ48
M_A_DQ49	BJ19	SM_DQ49
M_A_DQ50	BG17	SM_DQ50
M_A_DQ51	BJ17	SM_DQ51
M_A_DQ52	BG19	SM_DQ52
M_A_DQ53	BC19	SM_DQ53
M_A_DQ54	BC17	SM_DQ54
M_A_DQ55	BK16	SM_DQ55
M_A_DQ56	BG15	SM_DQ56
M_A_DQ57	BC15	SM_DQ57
M_A_DQ58	BJ13	SM_DQ58
M_A_DQ59	BK12	SM_DQ59
M_A_DQ60	BK14	SM_DQ60
M_A_DQ61	BJ15	SM_DQ61
M_A_DQ62	BC13	SM_DQ62
M_A_DQ63	BC11	SM_DQ63


DDR SYSTEM MEMORY



Note: Place R5T2 within 1" of the SCH pins

POULSBO_1.03 D76284-004--> E11512-002


Crown Beach		Intel Confidential
Title Poulsbo (4 of 8)		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 9 of 64



VCC

Crown Beach		Intel Confidential
Title		
Poulsbo (5 of 8) VCC-PWR		
Size	Document Number	Rev
Custom		1.5
Date:	Tuesday, November 20, 2007	Sheet 10 of 64





All decoupling should be placed on the backside



LAYOUT NOTE: PLACE CAPS NEXT TO CPU PINS AG35 AND AG36




Place these inside socket cavity on L8 (North side Secondary)

Crown Beach		Intel Confidential
Title Poulsbo (6 of 8) SCH Decoupling		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 11 of 64



LPC_CLKOUT[0] Drive Strength

RESERVED0	RESERVED0	Value
0	0	Reserved
0	1	1 Load (Default)
1	0	Reserved
1	1	2 Loads




Graphics Core Frequency Select


FSB	SCH_BSEL1	SCH_BSEL0	Gfx_Freq
100	0	0	200
100	0	1	RESERVED
100	1	0	RESERVED
100	1	1	RESERVED
133	0	0	RESERVED
133	0	1	200
133	1	0	RESERVED
133	1	1	RESERVED

Note: Clock Frequencies are in Mhz
 Default Frequency determined by FSB speed
 Position 1-2 = 1 Position 2-3 = 0




Crown Beach		Intel Confidential
Title Poulsbo (7 of 8) SCH-Pu/Pd		
Size A	Document Number	Rev 1.5
Date:	Tuesday, November 20, 2007	Sheet 12 of 64



Crown Beach		Intel Confidential
Title		Poulsbo (8 of 8) VSS-GND
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 13 of 64




Crown Beach		Intel Confidential	
Title			
Mini Card A For Wireless Testing			
Size	Document Number		Rev
A			1.5
Date:	Friday, November 16, 2007	Sheet	14 of 64



Crown Beach		Intel Confidential
Title		
Mini Card B for Wireless Testing		
Size	Document Number	Rev
A		1.5
Date:	Friday, November 16, 2007	Sheet 15 of 64

NOTE: Supports only ADD2-N cards in this slot. ADD2-R cards are not supported.


NOTE: 12V MAX Icc = 2.1A
3.3V MAX Icc = 3.0A



NOTE: ADD2N CARD HAS P/U'S TO 2.5V. SCH INPUT IS 3.3V BUT CLAMPS TO 2.5V ANYWAY.

Crown Beach		Intel Confidential
Title SDVO		
Size A	Document Number	Rev 1.5
Date: Friday, November 16, 2007		Sheet 16 of 64

C35285-004







LVDS Panel Backlight
 BIOS Note: Disable both
 BKLTSEL lines before
 enabling one.


GM_Data_D Support

SCH_PWM Support


Crown Beach		Intel Confidential
Title LVDS		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 17 of 64




Layout note: Place one cap close to every 2 pullup resistors terminated to +V0.9 and place it within 100 mils





Crown Beach		Intel Confidential
Title DDR2 Termination		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 19 of 64




FWH (C75598-004) sits in the FWH_TSOP_Socket (C95250-001), Not on the board



Crown Beach		Intel Confidential
Title FWH		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 20 of 64




NO_STUFF	TP7G1	PM_STPCPU#	8,24
NO_STUFF	TP6H1	PM_CLKRUN#	7,26,28
NO_STUFF	TP2B1	H_DPRSTP#	3,6,41,50
NO_STUFF	TP5E1	H_DPSLP#	3,6,50
NO_STUFF	TP2E1	H_CPUSLP#	3,6,50
NO_STUFF	TP2B2	PM DPRSLPVR	7,41
NO_STUFF	TP3F2	H_NMI	3,6
NO_STUFF	TP2E3	H_SMI#	3,6,48
NO_STUFF	TP2E2	H_PWRGD	3,6,50



Slots don't support D3 Hot.


SLOT 0

J7C1




SLOT 1



J8C1




NOTE: SLOTS 0 AND 1 ARE PARALLEL TO EACH OTHER



Crown Beach		Intel Confidential	
Title PCI Express Slots			
Size Custom	Document Number		Rev 1.5
Date:	Friday, November 16, 2007	Sheet	22 of 64



Crown Beach		Intel Confidential
Title USB FPIO & Sideband		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 23 of 64






CK540 MLF56

Place the 0.1 uF caps as close as possible to each VDD_IO pin.
Place the 10 uF cap on the VDD_IO plane.

+V3.3S 5..8,11,12,14..18,20..22,25,27,29,31,34,35,38,40,41,43..46,49..51,56..58


4..6,8,11,14,21,38 +V1.5S



FSB Frequency Select:


FSB Freq (MHz)	CPU Driven (Default)	J8G3 -> 1 - 2 J9G3 -> 1 - 2	BSELS DRIVEN BY PROCESSOR
400 (100 MHz host clk)		J8G3 -> Open J9G3 -> 2 - 3	CPU BSEL 1=0 CPU BSEL 2=1
533 (133 MHz host clk)		J8G3 -> Open J9G3 -> Open	CPU BSEL 1=0 CPU BSEL 2=0

Crown Beach		Intel Confidential
Title Clock CK540		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 24 of 64



Boot Mode Programming Straps

P90-P92 needs to be at VCC for boot mode programming. They are already pulled up in the design. MD0, MD1 needs to be at Vss. System needs to supply +V3.3A to flash connector.



MODE TYPE	MD0	MD1	MD2	NMI (P29)
Run Mode	0	0	1	0
Program Boot Block	0	0	1	1

Crown Beach Intel Confidential

Title: **Embedded Controller (1 of 2)**

Size: **A** Document Number: _____ Rev: **1.5**


Date: **Friday, November 16, 2007** Sheet: **26** of **64**

Backup option in case of 2104 sub

Optional SPI Flash for testing only

NOTE: GND_SYS_ISENSE tie to GND is on Page 53

NOTE: Stuff R7T17 for write protect



LID JUMPER & SWITCH
 J9A1 1-X (Default)
 SW9A1 1-2 (Default)

VIRTUAL BATTERY JUMPER & SWITCH
 J8A1 1-X (Default)
 SW8A1 1-2 (Default)

Buffer to reduce loading on RST#

FAB REVISION

FAB ID Strapping Table

FAB_REV_ID	BOARD	FAB
1	0	1
0	1	2
1	0	3
1	1	4


Thermal Monitoring	R7R7	R7R8
Enabled (Default)	Stuffed	Non-stuffed
Disabled	Non-stuffed	Stuffed

Crown Beach Intel Confidential

Title: **Embedded Controller (2 of 2)**


Size: A	Document Number	Rev: 1.5
---------	-----------------	----------

Date: Friday, November 16, 2007 Sheet 27 of 64




Crown Beach		Intel Confidential
Title Embedded Controller Bypass		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 28 of 64


XDP




Crown Beach		Intel Confidential
Title XDP		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 29 of 64





Circuitry provides an interrupt to the SMC every 1s while in suspend (this allows the SMC to complete housekeeping functions while suspended)



Boot Block Programming	J8D4
NORMAL	1-2 (DEFAULT)
Program	1-X



Crown Beach		Intel Confidential	
Title	PS/2		
Size	Document Number	Rev	1.5
Date:	Friday, November 16, 2007	Sheet	30 of 64






Table: USB Port Routing Locations

USB Port	Location
USB Port 0	Back of Chassis
USB Port 1	Back of Chassis
USB Port 2	Back of Chassis
USB Port 3	Back of Chassis
USB Port 4	Back of Chassis
USB Port 5	FPIO/Duckbay
USB Port 6	FPIO/Duckbay
USB Port 7	FPIO/Duckbay

Crown Beach Intel Confidential

Title: **USB 2.0 (Back Panel)**

Size A	Document Number	Rev 1.5
--------	-----------------	---------


Date: Friday, November 16, 2007 Sheet 32 of 64

Vout = 1.05V
OCP = 4A


Vout = 1.05V
OCP = 8A

FSET = GND=200KHz
REF f = 300KHz
VCC f = 500KHz


Crown Beach		Intel Confidential
Title Dual 1.05V VR		
Size A	Document Number	Rev 1.5
Date: Friday, November 16, 2007	Sheet 33	of 64



RS-232 TRANSCEIVER




SERIAL PORT CONNECTOR




NOTE: USED FOR FACTORY PROGRAMMING OF EMBEDDED CONTROLLER


SIO VID VOLTAGE TRANSLATION




VID COMPARATOR REFERENCE





CPU VID LED



Crown Beach		Intel Confidential	
Title		Legacy Support	
Size	Document Number	Rev 1.5	
Date:	Friday, November 16, 2007	Sheet	34 of 64



Chassis Fan Header




Crown Beach		Intel Confidential
Title LAI Fan Support - Debug LEDs		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 35 of 64

Discharge Selection		
RSC5	RSC4	
Tracking Discharge (Default)	STUFF	NO_STUFF
Non-tracking Discharge	NO_STUFF	STUFF

Mode Selection		
RSC15	RSC14, C5P5 & C5C5	
Current Mode	NO_STUFF	STUFF
D_CAP Mode (default)	STUFF	NO_STUFF

DDR2 VREG




$$V_{out} = I_{in} R$$



$$I_{out} = 5.5A$$

Crown Beach		Intel Confidential
Title DDR2 VR		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 36 of 64

NO STUFF BY DEFAULT (Spare circuit).



NO STUFF BY DEFAULT (Spare circuit for 1.05S PWR_GD monitor).





Memory Reference Amplifiers

Pull down pin 5 (or pin 6) to disable opamp channel. Output is Hi Z when disabled.

Crown Beach		Intel Confidential
Title PWRGD & DDR2 VREF		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 37 of 64


5..8,11,12,14..18,20..22,24,25,27,29,31,34,35,40,41,43..46,49..51,56..58





 CAD NOTE: Place GND-AGND resistor on secondary side near the controller

Crown Beach		Intel Confidential
Title		
1.5V VR		
Size	Document Number	Rev
A		1.5
Date:	Friday, November 16, 2007	Sheet 38 of 64



CAD NOTE: Place GND-AGND resistor on secondary side near the controller

PROGRAMMING TABLE				
PIN	AGND	VREF2	FLOAT	+V5_LDO_FILT
SKIPSEL	AUTO-SKIP	AUTO-SKIP FAULTS OFF	PM FAULTS OFF	PM
COMP	N/A	N/A	N/A	D-CAP MODE
TONSEL (CH1/2)	180KHz/590KHz	290KHz/440KHz	220KHz/330KHz	180KHz/280KHz
VFBI	N/A	SHOULD NOT BE USED	N/A	5V FIXED OUTPUT
VFBI2	N/A	SHOULD NOT BE USED	N/A	3.3V FIXED OUTPUT
EN1, EN2	SWITCHER OFF	SHOULD NOT BE USED	N/A	SWITCHER ON
EN3, ENS	LDO OFF	SHOULD NOT BE USED	N/A	LDO ON

V5 Output Mode Selection			
	C3H6, R3H7 & R3W9	R3H9	
Fixed Output Mode	NO_STUFF	STUFF	
Adjustable Mode (default)	STUFF	NO_STUFF	

V5 Mode Selection			
	R3W9	R3H7, C3H6 & C3W3	
Current Mode	NO_STUFF	STUFF	
D-CAP Mode (default)	STUFF	NO_STUFF	

V3.3 Output Mode Selection			
	C3H4, R3G8 & R3H1	R3H10	
Fixed Output Mode	NO_STUFF	STUFF	
Adjustable Mode (default)	STUFF	NO_STUFF	

V3.3 Mode Selection			
	R3H6	R3H4, C3W2 & C3H5	
Current Mode	NO_STUFF	STUFF	
D-CAP Mode (default)	STUFF	NO_STUFF	


Note: RC network for manually adjusting soft start delay

Crown Beach Intel Confidential

Title: **System Power VR**

Size A	Document Number	Rev 1.5
--------	-----------------	---------

Date: Friday, November 16, 2007 Sheet 39 of 64





Crown Beach		Intel Confidential
Title ATX Power Supply Loads		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 40 of 64

IMVP-6 CORE VR

Input	Output	S2	S1	S0
A	C	1	1	0
B	C	1	1	1
A	D	1	1	1
B	D	1	1	0

Temperature Monitor

LAYOUT NOTE: PLACE Q2D1 AS CLOSE TO PHASE FET AS POSSIBLE




Crown Beach Intel Confidential



Title: **IMVP-6 Controller**

Size A	Document Number	Rev 1.5
--------	-----------------	---------

Date: **Friday, November 16, 2007** Sheet 41 of 64




Crown Beach		Intel Confidential
Title IMVP-6 Core VR Phases		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 42 of 64





Crown Beach		Intel Confidential
Title CPU Decoupling		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 43 of 64

Switch Control and On Board VR Enable Circuitry
(see Notes for signal description)




ATX POWER








Crown Beach		Intel Confidential
Title Start Up Sequence		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 44 of 64

S3 and S4 Rail Power Switches





Crown Beach		Intel Confidential	
Title Sleep Control			
Size A	Document Number		Rev 1.5
Date:	Friday, November 16, 2007	Sheet	45 of 64

SYSTEM STATE LEDS




ATX Mounting Holes



Crown Beach		Intel Confidential
Title ATX Mounting Holes - LEDs		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 46 of 64

CROWN BEACH VV/CEB Power On Sequence v0.9

Power Supply Inserted



1) ATX supply plugged in (a). ATX PS_ON# clamped low for always "on". PM_ATX_PWROK asserted once the power rails are stable (b). PM_ATX_PWROK is enable for the TPS51120 to begin regulation of +V5A & +V3.3A (c). The H8 has it's own power good indicator from MAX809 (d).

2) Power Button pressed (a) which momentarily asserts SMC_ONOFF# (b).

3) H8 de-asserts PM_SLP_S4# (a) +V5 & +V3.3 pass (b) +V3.3 is used to generate +v1.05SUS and +V1.5SUS if the SCH internal VReg is broken and +V1.8 begins regulation (c). PM_RSMRST_PWRGD signifies that the 1.8V rail is "good".

4) H8 de-asserts SCH_RSMRST# after receiving PM_RSMRST_PWRGD (a). SCH begins driving SUS_CLK (b).




5) H8 de-asserts PM_SLP_S3# (a). +V0.9, +V5S, +V3.3S go active as well as +V12_SLOTS and +V3.3_SLOTS ; +V1.5S, +V1.05 (SCH & VTT) go active (b). PM_ALL_SYS_PWRGD is asserted to the SCH (c).

6) H8 asserts IMVP_VR_ON (a). Controller ramps to the 1.20V boot voltage (b). Controller asserts VR_PWRGD_CLKEN# ~60usec later (c). Controller releases PM_IMVP_PWRGD (from holding it low) 5msec later (d).

7) SCH_PWROK is asserted (a). H8 waits at least 20usec before asserting PM_RSTWARN to SCH (b) and then another 100usec from PM_RSTWARN assertion before asserting RST# to the SCH (c).

8) SCH asserts H_PWRGD to the CPU.

Crown Beach		Intel Confidential
Title Power Sequencing Timing Block Diagram		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 47 of 64




ALL 2 pin HEADERS on this page are for measurement only, do not shunt


Crown Beach		Intel Confidential
Title EV Voltage Margining - Validation Only		
Size A	Document Number	Rev 1.5
Date:	Tuesday, November 20, 2007	Sheet 48 of 64

PORT 80-83 DISPLAY

High Nibble (CR7B2) Port 80/82 High Nibble (CR7B1) Port 81/83
 Low Nibble (CR7B3) Port 80/82 Low Nibble (CR6B1) Port 81/83





Crown Beach		Intel Confidential
Title: Port 80-83 - Validation Only		
Size: A	Document Number:	Rev: 1.5
Date: Tuesday, November 20, 2007	Sheet: 49	of 64



Crown Beach		Intel Confidential
Title Signal Override 1 - Validation Only		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 50 of 64

BSEL COMPARATOR REFERENCE



Crown Beach

Intel Confidential

Title
Signal Override 2 - Validation Only

Size A Document Number

Rev
1.5

Date: Friday, November 16, 2007

Sheet 51 of 64

BLANK PAGE

<i>Crown Beach</i>		Intel Confidential
Title Blank Page		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 52 of 64

BLANK PAGE

<i>Crown Beach</i>		Intel Confidential
Title Blank Page		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 53 of 64

BLANK PAGE

<i>Crown Beach</i>		Intel Confidential
Title Blank Page		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 54 of 64

Rev 0.5 External

Initial Release

Rev 1.0 External

Added PWRGD switching circuit.
Emptied C1H1 and C1J1.
Changed R1H1 and R1J1 from 100K to 0 ohm.
Added stuffing option on SDIO 1 bits 5-7.
More stuffing on SDIO PWR.
H8 connections for above SDIO options.
Added 10K pd on IDE_PDDREQ.
Added 0.047uF in parallel with R6J4 and emptied R.
Inserted new pg for second PCIe MINI Card.
Add 10 up to INT_SERIRQ.
R7, R8, and R9 changed to 1K Stuffed.
Updated H8 bypass conn model to pull out two gnnds and change to TX and RX pins.
Added 0 ohm series to KBC_PROG_XX# and changed net SMC_ONOFF# to PS_ON#.
Added CMOS_EN FET switch to CPU_CMREF.
Added CMOS_EN circuit to H_CGVREF.
Changed R9D2 to 1K.
Reversed TX and RX on minicard conns.
Reconnected pins 37, 39, 41 and 43 per new spec.
Pins 2 and 52 now connect to 3.3Aux, moved decoupling to that rail.
Removed SLOT2_CLK_MINI and SLOT2CMD_MINI nets from conn and renamed net to isolate from minicardA.
Changed Q8U2 to BSS138.
Emptied C8U8 and C9U7.
Added three pu's on the SLOTx_CD nets on the Poulsbo side of the option resistor.
Changed H8S/2104 BGA to H8S/2117 PQFP.
Added 0ohm option on RSVD13-17 for USIM.
Added Pink and Green jacks, 4 3-pin hears for power options on conn. Deleted two LEDs.
Added RS232 tranceiver and bypass option.
Added stuffing option on miniPCle for SMBus (pins 30&32).
Added stuffing option for 1.5v on pin 28 for STD miniPCle.
Change C7V11 to 10uF.
Add a series 0ohm resistor to pin 22 of J7H4.
Add THM test points on SLOT0_CD#, SLOT0_WP, SLOT0_LED.
Empty R5B1(R5B5), R5B2(R5B6), R5N3, R5N2, R7, R8, and R9.
Empty R10, R11, R12.
Add series 1k res to pin 1 of Q9D2 (INIT# FET) and change FET Q9D2 to MMBT3904 (NPN).
Add three stuffed 0 ohm resistors connected between SD0PWR# and SLOT1-DATA5; SD1PWR# and SLOT1_DATA6; SD2PWR# and SLOT1_DATA7.
CAD note please place these resistors near J5B1.
Empty R5U8, R5F4, R5F7, stuff R4, R5, R6 with 221ohm 0402.
Empty J9G3 and remove from table.
Unstuffed R13.
Added back in the two audio jacks.
Added new net WWAN_nINTR to pin 44 of conn.
Connection made for above new net to pin 58.
Added 1K pd on PSI.

BOM updates:
R6T22, R5U36, R5U1
Empty C5T1
Empty R5H5
Emptying COMMs added parts for typical boards.
Empty R8F6
Reversed stuffing son 2104 options
R5V3/R5V6 reversal.
Changed all 3.3 loads to 3 ohms.
Stuff R8Y13 and R8J3.
Empty U9D1 and Stuff R7E1.
Change R5U17 and R5U11 to 10ohms.
Stuff R5U8.
Change the following 0ohms:
R8F7, R8F9, R8F11, R8F12, R8F14, R8F16, R8F18, R8F17, R8F22, R8F20, R8F26, R8F24, R8F23, R8F25, R8F8, R8F10, R8F15, R8F13.
Updated Poulsbo to incorporate B0 changes into model.

Rev 1.5 External

Emptied TP6B1, TP6B2 and TP6B3.

Changed R2E3 from 1K to 402.
Changed R4R7 to 75K.
Changed R2F3 to 10K and stuffed C2F1 with 0.1uF

Changed R5V22 and R5V27 to 470 ohm.
Emptied C6N1, C4B2 and C4B1.

Changed SMA footprints to 4 footed.
Changed nets on U9J1 10,13 to xxx_TXD.
Deleting R8U4 and Q8U1, to remove the inverter.
Swap nets PMU_4 and H8_PIN115 on U9D1
Deleted MANARA_PRSENT# net and FET and changed VID over ride pull-ups.
Added 330uF to +V1.05S_VTT_CPU.
Made MANARA_PRSENT# net local to this page only.
Moved 8.2K pu here from pg 40 and emptied.

Added 0ohm in series from +V1.05S_VTT_CPU to J2E1 pin 1.
Added empty 0 ohm from J2E1 pin 1 and +VCCP1.05_CPU_C6_OFF.
Added testpad on TP_GPIOSUS_0
Added FSC option into 3 pin header selection for BSEL0.
Added offpage on CK_FSC_CLK_RMUX

Connected GPIOSUS_0 to pin 34 on IDE
Connected GPIOSUS_0 to pin 34 via series 0 ohm.

Updated SLT model to fix naming inconsistency.
Change R5U17 and R5U11 to 22 ohm. Unstuff R5U8.
Change R1 to 100 ohm, empty R5H1 and R5H4,
Stuff R5H2 and R5H5
Empty R7E1
Empty R8J3 and R8Y13
Change R2F3 from 10K to 2K.

Changed R2V2, R3V4 and R2V7 to 2.0ohms

Stuffed U9J1, J9G6, C9J1, C9J2, C9J3, C9J4, C9J5
C9J6, R9J4, R9J5, R9H4, R9H1, R9H6, R9J1.
Emptied R8Y11, R8T11 and R7T12.
Stuffed R8R4, R8T10, R7T11, R8T12 and R8T8.
Emptied R4R3 and R4P8.
Stuffed R4R2 and R4P7.

Added four 0 ohms for stuffing option to UART.
Added four nets to complete the 232 connections.
Made connections match from UART option to H8

Changed PCIe stuffing- Emptied R6E6,
R6E7, R6D4, R6D2, R6E4 and R6E7.
Stuffed R6E5, R6E8, R6D3, R6D1, R6E3 and R6E2.
Emptied C3T49, C3T50, C3T52, C3T53, C3T54 and C3T55
for C6 adjustments.

Added four pull-ups to SLT RSVD[3:0] SLT.

Added ESD diode to client conn.

Emptied Q4C2 and stuffed R3C6 to bypass


Changed R3E13-16 from 1K to 0 Ohm

Changed jumper settings for J8G3 and J9G3 to 1-2
and made that default.

Crown Beach



Intel Confidential

Revision History		
Size	Document Number	Rev
A		1.5
Date:	Friday, November 16, 2007	Sheet 55 of 64




Note: Test Only

SCH Part Detect



Note: Test Only
Do Not Populate

Poulsbo strapping table



CMC Base Address


SCH_GPIO_3	SCH_GPIO_0	Address
0	0	0xFFFFB0000
0	1	0xFFFFC0000
1	0	0xFFFFD0000 (Default)
1	1	0xFFFFE0000

Crown Beach

Intel Confidential

Title		Validation Hooks 1	
Size	Document Number	Rev	
A		1.5	
Date:	Friday, November 16, 2007	Sheet	56 of 64

RS-232 TRANSCEIVER CORE WELL



RS232 PORT MODE	
Setting	Mode
Both 1-2 (default)	Data Communications Equipment (Use a normal cable)
Both 2-3	Data Terminal Equipment (Use a null modem cable)


SCH POULSBO SERIAL PORT CONNECTOR 1

SCH POULSBO SERIAL PORT CONNECTOR 2

Reserved - TEST ONLY


System Current Sense Amp (6A Dynamic Range)

(Place close to VSB sense resistor)




Embedded Controller ADC Reference

(Place close to the EC)






System Voltage Monitor

(Place close to VSB sense resistor)



Crown Beach		Intel Confidential
Title Validation Hooks 2		
Size A	Document Number	Rev 1.5
Date:	Friday, November 16, 2007	Sheet 57 of 64

TEST COUPONS



Crown Beach		Intel Confidential
Title Validation Hooks 3		
Size A	Document Number	Rev 1.5
Date: Friday, November 16, 2007	Sheet 58	of 64